


AMD AM4


01 Cover Sheet	39 SATA
02 Block Diagram	40 DVI
03 FM4 DDR4 I/F	41 HDMI
04 AM4 PCIE/SATAE	42 ACPI 5VDIMM/3VSB
05 AM4 Display/Audio	43 DDR VPP25/VTT
06 AM4 SVI/ACPI/GPIO	44 DDR Power-RT8125E
07 AM4 LPC/SPI/USB/CLK/STRAP	45 CPU Power RT8894 4+2
08 AM4 Power/VDDIO_AUDIO Power	46,47 CPU Phase1-5
09,10 RTC/Clear CMOS/RTC Power/GND	48,49 CPU NB,CPU NB_S5
11,12,13,14 DDR4-POWER I GND	50 CPU 1.8_S0/S5
15 Promontory-PCIE/SATA/SATAE	51 CPU Power VDDP - MP8712
16 Promontory-USB/OC	52 Prom-GS7133/2.5V
17 Promontory-CLK/ACPI/GPIO	53 Prom- SY8288RAC / 1.05V
18,19 Promontory-Power II GND	54 VRM-EN/PWRGD
20 PCI_E1/E4 X16	55 RT9553B CURRENT SENSE/OV Control
21 PCI_E2_E3_E5/E4 X1/X4	56 ATX/Front Panel
22 PCIE Switch X4 / X1/X1	57 ALL LED Control
23 PCIE Switch M2_2/SATA	58 TEMP SENSOR/EMI CAP
24 SIO NCT6797D	59 LED MCU Control
25 SIO HWM/COM	60 Power/JPIPE
26 M.2_1	61 JLED1/2/3/4
27 CPU FAN1/PUMP_FAN1 TYPE L	62 RGB LED Control_1
28 SYS_FAN1-3 TYPE K	63 RGB LED Control_2
29 SYS_FAN4 TYPE K/NCT5605Y	64 BOM Option
30 LAN 8111H	65 Manual Parts
31 Audio ALC892	66 PG MAP
32 Audio De-POP	67 Power Sequence
33 USB Power	68 GPIO MAP
34 Rear PS2_USB2.0/LAN_USB3.0	69 Power Delivery
35 Rear USB3.1 Type A / redrive	70 History1
36 Rear USB3.1 Type C / mux	71 History2
37 Front USB2.0	72 History3
38 Front USB3.0 180° Header	

MS-7C02 BOM List

Schematic Cfg	ERP NO.	Remark	BOM
CFG-7C02-**-Arsenal Gaming	601-7C02-***		A

 MICRO-START INT'L CO.,LTD.			
File COVER SHEET			
Size C	Document Number MS-7C02	Rev 1.0	
Date: Thursday, May 17, 2018	Sheet 1	of 70	

MS-7C02



11 MA_ADD[13..0]

MA_ADD0 A332
MA_ADD1 T32
MA_ADD2 T35
MA_ADD3 T31
MA_ADD4 R33
MA_ADD5 R33
MA_ADD6 R32
MA_ADD7 P34
MA_ADD8 P30
MA_ADD9 P31
MA_ADD10 A336
MA_ADD11 P33
MA_ADD12 N35
MA_ADD13 AE32

MA_ACT_L M35
MA_BG0 N31
MA_BG1 N32
MA_BG[0] N32
MA_BG[1] N32

MA_BANK0 A335
MA_BANK1 A333

MA_DM0 K19
MA_DM1 J23
MA_DM2 G26
MA_DM3 H30
MA_DM4 A31
MA_DM5 AM31
MA_DM6 AL29
MA_DM7 AL26
MA_DM[0] G34
MA_DM[8] G34

MA_DQS_H0 H19
MA_DQS_L0 G19
MA_DQS_H1 F23
MA_DQS_L1 G23
MA_DQS_H2 F27
MA_DQS_L2 F26
MA_DQS_H3 F30
MA_DQS_L3 E30
MA_DQS_H4 AJ33
MA_DQS_L4 AJ34
MA_DQS_H5 AN32
MA_DQS_L5 AN33
MA_DQS_H6 AP29
MA_DQS_L6 AP29
MA_DQS_H7 AP29
MA_DQS_L7 AP29
MA_DQS[0] H34
MA_DQS[8] H33
MA_DQS[10] H33

MA_CLK_H0 T34
MA_CLK_L0 U34
MA_CLK_H1 U33
MA_CLK_L1 V33
MA_CLK_H2 V35
MA_CLK_L2 V36
MA_CLK_H3 V32
MA_CLK_L3 W32
MA_CLK[0] L33
MA_CLK[1] W35
MA_EVENT_L W35
MA_EVENT_L W35

MA0_CKE0 M32
MA0_CKE1 M30
MA1_CKE0 M33
MA1_CKE1 L34

MA0_ODT0 AD35
MA0_ODT1 AF31
MA1_ODT0 AD33
MA1_ODT1 AF34

MA0_CS_L0 AC33
MA0_CS_L1 AE35
MA1_CS_L0 AC34
MA1_CS_L1 AE34

MA_ADD_17 AF33
MA_RAS_L AB34
MA_CAS_L AD32
MA_WE_L AB35

MA_ALERT_L N34
MA_PAROUT Y33

CPU1A

MEMORY-A

MA_DATA0 E19
MA_DATA1 J18
MA_DATA2 J20
MA_DATA3 H21
MA_DATA4 R18
MA_DATA5 F18
MA_DATA6 G20
MA_DATA7 F20
MA_DATA8 H22
MA_DATA9 G22
MA_DATA10 E24
MA_DATA11 J24
MA_DATA12 F21
MA_DATA13 J21
MA_DATA14 H24
MA_DATA15 F24

MA_DATA16 J26
MA_DATA17 J27
MA_DATA18 G28
MA_DATA19 H28
MA_DATA20 H25
MA_DATA21 G25
MA_DATA22 E28
MA_DATA23 H27

MA_DATA24 F29
MA_DATA25 J30
MA_DATA26 H31
MA_DATA27 F32
MA_DATA28 J29
MA_DATA29 G29
MA_DATA30 E31
MA_DATA31 G31

MA_DATA32 AH34
MA_DATA33 AJ30
MA_DATA34 AK30
MA_DATA35 AL34
MA_DATA36 AK31
MA_DATA37 AH32
MA_DATA38 AK33
MA_DATA39 AK32

MA_DATA40 AM34
MA_DATA41 AM33
MA_DATA42 AP31
MA_DATA43 AR33
MA_DATA44 AL32
MA_DATA45 AL31
MA_DATA46 AP34
MA_DATA47 AP32

MA_DATA48 AR31
MA_DATA49 AK29
MA_DATA50 AM28
MA_DATA51 AL28
MA_DATA52 AM30
MA_DATA53 AN30
MA_DATA54 AP28
MA_DATA55 AR28

MA_DATA56 AK27
MA_DATA57 AK26
MA_DATA58 AP25
MA_DATA59 AR25
MA_DATA60 AN27
MA_DATA61 AM27
MA_DATA62 AL25
MA_DATA63 AM25

MA_CHECK0 F33
MA_CHECK1 G32
MA_CHECK2 K31
MA_CHECK3 K32
MA_CHECK4 E33
MA_CHECK5 E34
MA_CHECK6 J32
MA_CHECK7 J33

MA_ALERT_L Y34
MA_PAROUT AJ37

N12-331A030-L06

PART 1 OF 9

ZIF-SOCKET1331-HF

MA_DATA[63..0]

11

12 MB_ADD[13..0]

MB_ADD0 AC36
MB_ADD1 U36
MB_ADD2 U37
MB_ADD3 T38
MB_ADD4 T37
MB_ADD5 R39
MB_ADD6 R36
MB_ADD7 P39
MB_ADD8 R38
MB_ADD9 P36
MB_ADD10 AC39
MB_ADD11 P37
MB_ADD12 N37
MB_ADD13 AG38

MB_ACT_L M38
MB_BG0 M36
MB_BG1 M39
MB_BG[0] M39
MB_BG[1] M39

MB_BANK0 AD38
MB_BANK1 AC37

MB_DM0 C21
MB_DM1 D26
MB_DM2 A32
MB_DM3 D37
MB_DM4 AL38
MB_DM5 AR39
MB_DM6 AT35
MB_DM7 AW29
MB_DM[0] F39
MB_DM[8] F39

MB_DQS_H0 B22
MB_DQS_L0 A22
MB_DQS_H1 C27
MB_DQS_L1 C27
MB_DQS_H2 C33
MB_DQS_L2 C33
MB_DQS_H3 B37
MB_DQS_L3 B37
MB_DQS_H4 AM37
MB_DQS_L4 AM36
MB_DQS_H5 AT38
MB_DQS_L5 AT39
MB_DQS_H6 AU34
MB_DQS_L6 AU34
MB_DQS_H7 AU29
MB_DQS_L7 AU29
MB_DQS[0] G38
MB_DQS[8] G37
MB_DQS[10] G37

MB_CLK_H0 U39
MB_CLK_L0 V39
MB_CLK_H1 W38
MB_CLK_L1 W38
MB_CLK_H2 W37
MB_CLK_L2 Y37
MB_CLK_H3 Y39
MB_CLK_L3 AA39
MB_CLK[0] K35
MB_CLK[1] AA38
MB_EVENT_L AA38
MB_EVENT_L AA38

MB0_CKE0 L37
MB0_CKE1 K37
MB1_CKE0 L39
MB1_CKE1 L36

MB0_ODT0 AF39
MB0_ODT1 AH36
MB1_ODT0 AF37
MB1_ODT1 AH39

MB0_CS_L0 AE37
MB0_CS_L1 AC39
MB1_CS_L0 AE38
MB1_CS_L1 AG36

MB_ADD_17 AH37
MB_RAS_L AD36
MB_CAS_L AD39
MB_WE_L AD39

MB_ALERT_L N37
MB_PAROUT AJ38

CPU1B

MEMORY-B

MB_DATA0 B21
MB_DATA1 B24
MB_DATA2 C24
MB_DATA3 A20
MB_DATA4 C20
MB_DATA5 A23
MB_DATA6 C23
MB_DATA7 A26
MB_DATA8 C26
MB_DATA9 A29
MB_DATA10 C29
MB_DATA11 A25
MB_DATA12 B25
MB_DATA13 A28
MB_DATA14 B28
MB_DATA15 B28

MB_DATA16 B31
MB_DATA17 B34
MB_DATA18 B30
MB_DATA19 B30
MB_DATA20 C30
MB_DATA21 B33
MB_DATA22 B34
MB_DATA23 A34

MB_DATA24 B36
MB_DATA25 E36
MB_DATA26 C39
MB_DATA27 D38
MB_DATA28 A35
MB_DATA29 C36
MB_DATA30 B38
MB_DATA31 C38

MB_DATA32 AK39
MB_DATA33 AL37
MB_DATA34 AN36
MB_DATA35 AN39
MB_DATA36 AK38
MB_DATA37 AK36
MB_DATA38 AM39
MB_DATA39 AN38

MB_DATA40 AR36
MB_DATA41 AR37
MB_DATA42 AV37
MB_DATA43 AP37
MB_DATA44 AP38
MB_DATA45 AT36
MB_DATA46 AU38
MB_DATA47 AU38

MB_DATA48 AW35
MB_DATA49 AU35
MB_DATA50 AW32
MB_DATA51 AU32
MB_DATA52 AV36
MB_DATA53 AW36
MB_DATA54 AW33
MB_DATA55 AV33

MB_DATA56 AW30
MB_DATA57 AV30
MB_DATA58 AW27
MB_DATA59 AW26
MB_DATA60 AV31
MB_DATA61 AU31
MB_DATA62 AV28
MB_DATA63 AV27

MB_CHECK0 F38
MB_CHECK1 F36
MB_CHECK2 H39
MB_CHECK3 J39
MB_CHECK4 E35
MB_CHECK5 E36
MB_CHECK6 H36
MB_CHECK7 H37

MB_ALERT_L Y36
MB_PAROUT AJ39

N12-331A030-L06

PART 2 OF 9

ZIF-SOCKET1331-HF

Schematic Cfg

CFG-7C02-***-Arsenal Gaming

Project


V A

MSI
Link to the Future
MICRO-START INTL CO.,LTD



Title: AM4 DDR4 V/F

Size: Custom Document Number: MS-7C02 Rev: 1.0

Date: Thursday, May 17, 2018 Sheet: 3 of 70



1.5V@0.25A


$$= 1.507V$$


VCORE
C149 C2206





VCORE



Title	08 AM4 Power/VDDIO AUDIO Power
-------	--------------------------------


Custom	MS-7C02	1.0
--------	----------------	------------


Placement Bottom Side

[illegible]

GND


AM4
PART 9 OF 9






av1:D08-0301100-B07

VCC3 1 F10 2 VCC3_SPD
F-SPR-P260T
D08-0301000-P16







DIMM SLOT PN BY SPEC









DDR VREF


(place resistors close to DIMMs)




DDR VREF

(place resistors close to DIMMs)







Appendix D USB Port to OC Pin Mapping


USB3.1	USB2.0	USB_OC
USB_SSP_TX/RXP/N[0]	USB_HSDP/N[5]	USB_OC0N
USB_SSP_TX/RXP/N[1]	USB_HSDP/N[0]	USB_OC1N
USB3.0	USB2.0	USB_OC
USB_SS_TX/RXP/N[0]	USB_HSDP/N[10]	USB_OC2N
USB_SS_TX/RXP/N[1]	USB_HSDP/N[11]	USB_OC3N
USB_SS_TX/RXP/N[2]	USB_HSDP/N[6]	USB_OC4N
USB_SS_TX/RXP/N[3]	USB_HSDP/N[7]	USB_OC5N
USB_SS_TX/RXP/N[4]	USB_HSDP/N[8]	USB_OC6N
USB_SS_TX/RXP/N[5]	USB_HSDP/N[9]	USB_OC7N
	USB_HSDP/N[1]	USB_OC7N
	USB_HSDP/N[2]	USB_OC7N
	USB_HSDP/N[3]	USB_OC7N
	USB_HSDP/N[4]	USB_OC7N
	USB_HSDP/N[12]	USB_OC7N
	USB_HSDP/N[13]	USB_OC7N


Appendix C Port Mapping for Different Bus Models

BUS Model	USB			
	3.1 Gen2 10 Gbps	3.1 Gen1 5 Gbps	2.0	Debug Port
PROM4	USB_SSP Port0~1	USB_SS Port 0~5	USB_HSD Port0~13	USB_SSP Port0
PROM2	USB_SSP Port0~1	USB_SS Port 0~1	USB_HSD Port0~5 USB_HSD Port10~13	USB_SSP Port0
PROM1	USB_SSP Port0	USB_SS Port0 USB_SSP Port1	USB_HSD Port0~5 USB_HSD Port10, 12~13	USB_SSP Port0

BUS Model	SATA 3.0	SATA Express	PCI Express® Gen2 GPP	PCI Express® CLK
PROM4	SATA port0~3	SATAE port0~3	GPP lane0~7	CLK0~7
PROM2	SATA port0~1	SATAE port0~1	GPP lane0~1 GPP lane4~7	CLK0~1 CLK4~7
PROM1	SATA port0~1	SATAE port0~1	GPP lane4~7	CLK4~7


CLK2.3不能用
CLK1-3不能用





PCI EXPRESS x16 Slot

PCI E1



6 SCLK1

6 SDATA1

R395 X OR/4

R397 X OR/4

SCLK_PCIE

SDATA_PCIE


SCLK_PCIE 21

SDATA_PCIE 21

SCLK_PCIE R2505 2.2KR/4

SDATA_PCIE R2506 2.2KR/4

3VSB



PCI Express x16 Slot

+12V	- 5.5A
+VCC3	- 3A
+3V3_S5 (wake)	- 375mA
+3V3_S5 (no wake)	- 20mA

PCI Express x8 Slot	
+12V	- 5.5A
+VCC3	- 3A
+3V3_S5 (wake)	- 375mA
+3V3_S5 (no wake)	- 20mA

MSI
Link to the Future
MICRO-START INTL CO., LTD

PCI E1/E4 X16/X8

Size Custom

Document Number MS-7C02

Date: Thursday, May 17, 2018

Sheet 20 of 70


Rev 1.0

PCIEX1 12V 0.5A
3.3V weak 375mA


PCI_E2

3.3V
12V




3.0A
0.5A



PCI_E3



PCI_E5



PCI Express x4 Slot *1

+12V	- 2.1A
+VCC3	- 3A
+3V3_S5 (wake)	- 375mA
+3V3_S5 (no wake)	- 20mA


PCI Express x1 Slot *3

+12V	- 1.5 A
+VCC3	- 9A
+3V3_S5 (wake)	- 1125mA
+3V3_S5 (no wake)	- 60mA

Schematic Cfg	Project
CFG-7C02-***-Arsenal Gaming	V A


MSI Link to the Future MICRO-START INTL CO.,LTD	
Title PCI_E2_E3_ES/E4_X1/X4	
Size Custom	Document Number MS-7C02
Date Thursday, May 17, 2018	Rev 1.0
Sheet 21 of 70	

PCI_E4 and PCIE_2 :3 and Switch




SEL	Function
L	N_in +/1 to N_outa+/-
H	N_in +/1 to N_outb+/-

PCIE Lanes control circuit



	HW_BIOS_MODE	Q339	Q381	X1_ENABLE#	PM_SPI_DATAIN
Manual x4	L	OFF	OFF	X	11:By4x1 (def)
Manual x2, x1, x1	L	OFF	OFF	L	10:By2x1+By1x2
HW x4	H	ON	ON	H	11:By4x1 (def)
H/W x2, x1, x1	H	ON	ON	L (Stuff PCIE_1)	10:By2x1+By1x2


M2 1 and SATA5 6 Switch




```
M.2_SATA_DET:
1:SATA
0:M.2
```


(Default for SATA)


SEL	Function
L	N_in +/1 to N_outa+/-
H	N_in +/1 to N_outb+/-




```
Select
M2 : PCIE or SATA
(Default for PCIE)
```




CPU	TYPE	CORETYPE	
		1	0
BR	0	0	0
NA		0	1
SR	2	1	0
RV/ZP	3	1	1




HW Monitor - Voltage




TEMP SENSOR




COM PORT




PROM RESET



CPU RESET



SIO_3VA





$$V_{out} = V_{ref} * (1 + (R1/R2))$$

$$= 0.8 * (1 + (10K/3.16K))$$


$$= 3.33V$$

PARALLAL PORT

3.3V@2.5A



E2B-7984020-A89 E43-1203514-A89



Footprint: H_R240D173_BR189_PT


E2B-7B05010-A89

E2B-7B05010-A89

E2B-7B05010-A89

E2B-7B05010-A89

Schematic Cfg	Project	Project
CFG-7C02-**-Arsenal Gaming	V	1


	MSI <small>TECHNOLOGY CORPORATION</small>	<i>Link to the Future</i> MICRO-START INTL CO.,LTD	
Title <div style="border: 1px solid black; padding: 5px; margin: 5px 0;"> M.2_1 </div>			
Size Custom	Document Number <div style="border: 1px solid black; padding: 5px; margin: 5px 0;"> MS-7C02 </div>	Rev <div style="border: 1px solid black; padding: 5px; margin: 5px 0;"> 1.0 </div>	
Date: Thursday, May 17, 2018		Sheet 26 of 70	

TYPE L : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE


- 1.Mode GPIO BIOS can swtich PWM/DC MODE
- 2.FM:BIOS can read FAN PWM/DC MODE

CPU_FAN1



Avoid NCT3947S MODE PIN Leakage



Resever For FIX DC or PWM MODE USE By FM SPEC



PUMP_FAN1




SYSFAN


TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE


If C291 place high thermal area,You can change X7R cap.
C291 Close to U24 PIN5



If C651 place high thermal area,You can change X7R cap.




If C92 place high thermal area,You can change X7R cap.



SYSFAN 4


TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

If C598 place high thermal area, You can change X7R cap.



NCT5605Y


I2C/SMB clock:93.75KHz




1. GENERAL DESCRIPTION


The NCT5605Y is a general purpose input/output IC with SMBus™ which provides 14 GPI/O pins. It also can provide SMBus™ address setting pins to set the address during power- on reset or from external reset.

NCT5605Y SMBus™ Address is:





RTL8111H Giga LAN

VDD33@65mA



VDD10@150mA






Pin33: 4 via from top layer to GND layer and make the via at the center of IC.

Pull-up resistor RL9 required to either 3.3V suspend or core rail depending on the power well of the PCH input CLKREQ# buffer.


```
PIN19:
AMD platform connect to PCIE_RST#,
don't connect to A-RST#.
INTEL platform connect to PLT_RST#,
```

LAN Connector




ESD Protect
close to connector

D0G-0200529-A68
D0G-0100619-I05





8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15




USB Power




Rear (8.1A)

Front (3.8A)






HDMI+USB (USB3.0)

5V@1A




APU_USB_OC




	CORETYPE1(A)	USB_PWR(B)	APU_USB_OC(Y)
BR	0	0	0
Act. Low	0	1	1
SR	1	0	1
Act. High	1	1	0

PS2+USB Flash BIOS (USB2.0)

F75504 layout placement must meet to spi/usb trace length spec with host.
As for as possible place near to host.



TYPE-A PI3EQX1004 Redriver



EQ	dB	
0	10.9	0 to GND
R	6.7	68K to GND
F	8.9	NC
1	13.1	0 to VDD


FG	dB	
0	-3	0 to GND
R	-1.5	68K to GND
F	0	NC
1	2	0 to VDD

16 PM_USB0+ >> PM_USB0+
16 PM_USB0- >> PM_USB0-





RC_TXP0 RU30 200KR1%4
RC_TXN0 RU31 200KR1%4

RC_RXP0 RU1 200KR1%4
RC_RXN0 RU2 200KR1%4

RA_RXP1 RU3 200KR1%4
RA_RXN1 RU4 200KR1%4








close to Type C Connector








Front USB2.0 (JUSB1)

5V@1A



Front USB2.0 (JUSB2)

5V@1A



Front USB3 180° BOX Header(JUSB4)

5V@1.8A

16 PM_USB_SSTX0+ <<> C695 C0.22u6.3X/4 PM_SSTX0+
16 PM_USB_SSTX0- <<> C694 C0.22u6.3X/4 PM_SSTX0-







16 PM_USB_SSRX0+ <<> C693 C0.33u6.3X/4 PMUSB_SSRX0+
16 PM_USB_SSRX0- <<> C692 C0.33u6.3X/4 PMUSB_SSRX0-

16 PM_USB10+ <<> PM_USB10+
16 PM_USB10- <<> PM_USB10-




16 PM_USB11+ <<> PM_USB11+
16 PM_USB11- <<> PM_USB11-

16 PM_USB_SSTX1+ <<> C689 C0.22u6.3X/4 PM_SSTX1+
16 PM_USB_SSTX1- <<> C688 C0.22u6.3X/4 PM_SSTX1-


16 PM_USB_SSRX1+ <<> C687 C0.33u6.3X/4 PMUSB_SSRX1+
16 PM_USB_SSRX1- <<> C686 C0.33u6.3X/4 PMUSB_SSRX1-



SATA Connector



Schematic Cfg	Project	
CFG-7C02-***-Arsenal Gaming	V	A

 MSI <small>MICRO-STAR INTERNATIONAL</small>		MICRO-START INTL CO.,LTD.	
<i>Link to the Future</i>			
Title			
SATA			
Size	Document Number		Rev
Custom	MS-7C02		1.0
Date:	Thursday, May 17, 2018	Sheet	40 of 70


2






6






4






For HDMI 1.4





Connector




注意:耐壓5v零件



DDR4_1.2V@26.2A
15.5A FOR CPU
9.5A FOR 4DIMM
1.2A FOR DDR VTT




EN: VIH2.4V
EN pin Maximum: 5.5V, RECOMMENDED: 3.6V





OCF=35A



$$V_{out} = V_{ref} * (1 + (R1/R2)) = 0.8 * (1 + (10K/19.1K)) = 1.218V$$



20180517 Rocpset: 7.15K
OCF=Rocpset*10uA/Rdson(Low side)
=7.15K*10uA/1.65~2mohm
=43.33A~35.75A




Note:VID Override Circuit





SVC	SVD	BOOT VOLTAGE
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8





VRHOT在125度pull up
Close to PWM








VRHOT在110度pull low
Close to PWM







VCCP_NB 105W TDC:50A EDC:75A





FOR VCCP_SOC_S5

0.9A



S5_MUX_CTRL
HIGH:S0
LOW: S3/S5

H: +VDDCR_FCH_ALW will track VDDNB
L: If VDDCR_SOC<0.775V (OR 0.85V),VDDCR_SOC_S5 =0.775V.
If VDDCR_SOC >= 0.775V (OR 0.85V) , VDDCR_SOC_S5 will track VDDCR_NB

(VDDCR_SOC_S5 is only used for AMD Family 15h Models 60h-6Fh processors)



1.8V/3.3V@900mA




CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA	2	0	0
SR	2	1	1
RV/ZP	3	1	0

CPU VCCP_NB_S5 ONLY SUPPORT TYPE0


CPU 1.8V S5 @3.4A

1.8V S5@0.5A
1.8V S0@2A
0.9A(VCCP_NB_S5)




CPU 1.8V S0

1.8V@2A
FOR VCCP_SOC@0.9A




Promontory-2.5V



2.5V@900mA



$$\begin{aligned} V_{out} &= V_{ref} * (1 + (R1/R2)) \\ &= 0.8 * (1 + (10K/4.7K)) \\ &= 2.502V \end{aligned}$$




VRM_Enable circuit




CPU VDDP NOT SUPPORT TYPE2

ALL POWER GOOD MUX




When you use external buffer then you cannot let APU PWR_GOOD pin float in any sleep state. If you're buffer use 3.3V_S0 and you need Pull-down 100K. If you're buffer use 3.3V_S5 and you don't need PD.


S0 PG
S5 PG



CPU POWER CONNECTOR




NB		VCCP	
D-Vout/Vin	D-Vout/Vin	D-Vout/Vin	D-Vout/Vin
Vin = 12	Vin = 12	Vin = 12	Vin = 12
Vout = 1.4	Vout = 1.4	Vout = 1.4	Vout = 1.4
D = 0.116667	D = 0.116667	D = 0.116667	D = 0.116667
I _o = I _{coremax} * 0.8	I _o = I _{coremax} * 0.8	I _o = I _{coremax} * 0.8	I _o = I _{coremax} * 0.8
I _{core(max)} = 75	I _{core(max)} = 75	I _{core(max)} = 75	I _{core(max)} = 75
I _{avg} = 75	I _{avg} = 75	I _{avg} = 75	I _{avg} = 75
1 ripple = 12.03835	1 ripple = 12.03835	1 ripple = 12.03835	1 ripple = 12.03835
Phase = 1	Phase = 1	Phase = 1	Phase = 1
How many pcs. Of Cap.	How many pcs. Of Cap.	How many pcs. Of Cap.	How many pcs. Of Cap.
1 ripple cap = 5000	1 ripple cap = 5000	1 ripple cap = 5000	1 ripple cap = 5000
COE _{max} = 1	COE _{max} = 1	COE _{max} = 1	COE _{max} = 1
Input Cap. = 3	Input Cap. = 3	Input Cap. = 3	Input Cap. = 3



RT9553B CURRENT SENSE

RT9553 PIN5: When start OV/UV, RESET delay time can meet SPEC 15us.




Over Voltage Control IC


UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%


0x2A: RH=OPEN, RL=10K





0x28: RH=9.1K, RL=3K




0x26: RH=18K, RL=13K




20180413




ATX POWER CONNECTOR



FRONT PANNEL



Voltage Measure Point




VTT_DDR	1	TP_VTT_DDR
VPP25	1	TP_VPP25
CPU_1P8	1	TP_CPU_1P8
CPU_1P8_S5	1	TP_CPU_1P8_S5
PM_1P05	1	TP_PM_1P05
PM_1P05_S5	1	TP_PM_1P05_S5
PM_2P5V	1	TP_PM_2P5V
VCCP_NB_S5	1	TP_VCCP_NB_S5
CPU_VDDP_S5	1	TP_CPU_VDDP_S5
CPU_V_1P5V	1	TP_CPU_V_1P5V


5VDIMM	1	TP_5VDIMM
5VDUAL	1	TP_5VDUAL
3VSB	1	TP_3VSB

EZ Debug LED



紅:M:D0C-040P100-H91
S:D0C-040S500-E07*4



Add for EMI




return path



JRGB1 by SIO


2016.07.06 Use TPS25944L




Color	SIO_LED_R	SIO_LED_G	SIO_LED_B
RED	1	0	0
GREEN	0	1	0
BLUE	0	0	1
WHITE	1	1	1



PM SPEC Default WHITE Color





2016.08.02 Add +12V_LED 0.1uF




JRGB2 by SIO










2016.07.06 Use TPS25944L



2016.08.02 Add +12V_LED 0.1uF



BOARD SIDE LED *8



OPTION BOM PARTS

60 Level

A B C D E

PCIE X16
SLOT

PCIE X8
SLOT

REAL
USB Type A

SOLID CAP
270u16

SOLID CAP
560u6.3

SOLID CAP
470u6.3

SOLID CAP
100u16

MEM
SLOT

MKTG
Label

PCH
SINK

MOSN
+IO

MOSW

PS2_USB

HDMI_USB

LAN_USB

FOOTPRINT
SLOT_PCIEXP100_5 可包容
SLOT_PCIEXP100_3

鍍金

FOOTPRINT
C_P3_5_D8_H12 因為機構無法使用 請注意!
C_P3_5_D8_H9 可包容
C_P3_5_D8_H8

FOOTPRINT
C_P2_5_D6_3_H9_5 可包容
C_P2_5_D6_3_H9

FOOTPRINT
C_P2_5_D6_3_H9_5 可包容
C_P2_5_D6_3_H9

FOOTPRINT
C_P2_5_D6_3_H6 可包容
C_P2_5_D6_3_H5

FOOTPRINT
DDRIV_D288_1_T 可包容
DDRIV_D288

5010 Level

A B C D E

FCH

M.2 SLOT

REAL
USB Type C

PCB

0 Ohm
(0402)

LED

5020 Level

A B C D E

LED

60 Level

A B C D E


Audio cover

Audio Jack



M.2 SCREW

PCIE X4
SLOT

FOOTPRINT
SLOT_NGFFCARD67_31 可包容
SLOT_NGFFCARD67_2

 MSI <small>Link to the Future</small>				MICRO-START INTL CO.,LTD			
Title							
BOM Option							
Size Custom		Document Number MS-7C02				Rev 1.0	
Date: Thursday, May 17, 2018		Sheet 62		of 70			

MOS SINK




DDR Cover

11-16


RM: E95-0000022-C22/ E95-0000022-A91

CPU Socket




E95-0000022-C22

Simulation



PCH SINK



AUDIO COVER



MANUAL PART



AVL:
D06-0100161-F52
D06-0100101-K26



PD0-07C0210-G37, 精成-深圳, 1, 台北微星廠 (MSI)
PD0-07C0210-G37, 精成-深圳, 9, 寶安恩斯通廠 (MSIS)

BIOS LABEL




MKTG name Label



ROYALTY



Optics Orientation Holes



Schematic Cfg	Project
CFG-7C02-xx	V A
CFG-7xxxxxx-Arsenal Gaming	

MSI Link to the Future MICRO-START INTL CO., LTD			
Title Manual Parts			
Size Custom	Document Number MS-7C02	Rev 1.0	
Date: Thursday, May 17, 2018	Sheet 63	of 70	